

CLAIM AMENDMENTS

This listing of claims will replace all prior versions, and listings, of claims in the application.

1 1. (Currently Amended) A method for reconfiguring thread
2 scheduling ~~to run in parallel with a main processor~~, comprising the steps of:
3 obtaining parameter values by monitoring memory operations
4 for a plurality of different threads, the parameter values each modified by
5 execution of a corresponding one or more of the threads by a processor;
6 determining if thread scheduling is to be reconfigured by
7 performing logic functions on the parameter values using a thread scheduler
8 function unit that performs said determining[[,]] in parallel with, but without
9 interrupting execution by the main processor of a currently enabled one of the
10 threads, ~~on said parameter values to determine if thread scheduling should be~~
11 ~~reconfigured~~, and, if so, which one of the threads should be enabled; and
12 sending an interrupt signal to interrupt the ~~main processor~~ after
13 determining that if thread scheduling is to be reconfigured.

1 2. (Original) The method as defined in claim 1, wherein said
2 performing logic functions step is performed on a continuous basis.

1 3. (Original) The method as defined in claim 1, wherein the obtaining
2 parameter values step comprises monitoring the values from thread processes
3 held in memory mapped registers with fixed addresses.

1 4. (Original) The method as defined in claim 1, wherein said
2 performing logic functions step comprises performing said logic functions
3 substantially simultaneously on a substantial plurality of said parameter
4 values.

1 5. (Original) The method as defined in claim 1, where the performing
2 logic functions step is not performed by a microprocessor, but rather by
3 hardware logic.

1 6. (Original) The method as defined in claim 1, wherein the
2 performing logic functions step comprises performing logic functions on
3 reconfigurable hardware.

1 7. (Original) The method as defined in claim 1, further comprising the
2 step of, during the performing logic functions step, receiving at least one
3 additional parameter value; and performing logic functions with said at least
4 one additional parameter value to determine if thread scheduling should be
5 reconfigured.

1 8. (Original) The method as defined in claim 1, wherein the
2 performing logic functions step comprises performing said logic functions
3 with a microengine or microprocessor.

1 9. (Currently Amended) The method as defined in claim 8, further
2 comprising the step of, during performing logic functions step in the
3 microengine or microprocessor, receiving at least one additional parameter
4 value; and when the microengine or microprocessor is free, performing logic
5 functions with said at least one additional parameter value to determine if
6 thread rescheduling should be reconfigured.

1 10. (Original) The method as defined in claim 9, wherein the
2 performing logic functions with the at least one additional parameter
3 comprises performing a different logic function as compared to an
4 immediately preceding logic function performed in the performing logic
5 functions step.

1 11. (Original) The method as defined in claim 1, wherein local copies
2 of the parameter values are held in a set of registers, and wherein said
3 obtaining step comprises snooping memory operations for data addressed to a
4 plurality of predetermined locations and updating the local copies thereof in
5 the set of registers.

1 12. (Currently Amended) The method as defined in claim 11, wherein
2 said snooping memory operations include memory operations for the ~~main~~
3 processor and memory operations of other processors in a multiprocessor
4 system.

1 13. (Original) The method as defined in claim 11, further comprising
2 the step of, receiving at least one additional parameter value during the
3 performance of the performing logic functions step; and when the initial
4 performance of the performing logic functions step is completed, performing
5 logic functions with said at least one additional parameter value to determine
6 if thread rescheduling should be reconfigured.

1 14. (Currently Amended) ~~A method~~ The method as defined in claim
2 1, wherein one of said parameter values is a time devoted to a currently
3 running thread.

1 15. (Currently Amended) ~~A method~~ The method as defined in claim
2 1, wherein one of said parameter values is an amount of data that a
3 predetermined queue is able to produce.

1 16. (Currently Amended) ~~A method~~ The method as defined in claim
2 1, wherein one of the parameter values is an amount of data that may be
3 consumed by a predetermined queue.

1 17. (Currently Amended) The method as defined in claim 1, wherein
2 the thread scheduling function and the function of the ~~main~~ processor are
3 performed on a single chip.

1 18. (Original) The method as defined in claim 1, wherein the
2 performing logic step comprises storing interim and or final results from the
3 performing logic step.

1 19. (Original) The method as defined in claim 1, wherein the
2 performing logic functions step includes the step of determining when a

1 parameter value for a thread has been modified and determining an identity of
2 the parameter that has been modified; and, wherein said performing logic
3 functions step is performed with said identity of the modified parameter used,
4 in part, to pick a specific logic function to perform.

1 20. (Currently Amended) A system for processing, including a
2 parallel hardware thread scheduler, comprising:
3 a ~~main~~ processor for executing threads;
4 a plurality of memory mapped registers for monitoring memory
5 operations for a plurality of the threads, each of said registers holding a
6 different thread parameter which is modified by execution of a corresponding
7 one or more of the threads;
8 reconfigurable hardware logic connected to receive a
9 ~~substantial~~ plurality of outputs from said registers in parallel and to perform
10 logic functions substantially simultaneously thereon, in parallel with, but
11 without interrupting the ~~main~~ processor, to determine if thread scheduling
12 should be reconfigured, and if so, determining which thread should be
13 enabled; and
14 a circuit for sending an interrupt signal to interrupt the ~~main~~
15 processor if thread scheduling is to be reconfigured.

1 21. (Currently Amended) A system for processing, including a
2 parallel hardware thread scheduler, comprising:
3 a ~~main~~ processor for executing threads;
4 a hardware snooping logic detecting from memory traffic
5 selected addresses for parameter values for a plurality of ~~different the~~ threads,
6 the parameter values each modified by execution of a corresponding one or
7 more of the threads, including a set of registers for holding local copies of said
8 parameter values with said selected addresses, and logic for updating one of
9 said local copies when the address therefor has been detected;
10 reconfigurable hardware logic connected to receive a
11 ~~substantial~~ plurality of outputs from said registers in parallel and to perform
12 logic functions substantially simultaneously thereon, in parallel with, but
13 without interrupting the ~~main~~ processor, to determine if thread scheduling

1 should be reconfigured, and if so, determining which thread should be
2 enabled; and

3 a circuit for sending an interrupt signal to interrupt the ~~main~~
4 processor if thread scheduling is to be reconfigured.

1 22. (Currently Amended) A system for reconfiguring thread
2 scheduling ~~to run in parallel with a main processor~~, comprising:

3 a first component for obtaining parameter values by monitoring
4 memory operations for a plurality of different threads, the parameter values
5 each modified by execution of a corresponding one or more of the threads by a
6 processor;

7 a second component comprising a thread scheduler function
8 unit for performing logic functions, in parallel with, but without interrupting
9 execution by a ~~the main~~ processor of a currently enabled one of the threads, on
10 said parameter values to determine if the thread scheduling on the ~~main~~
11 processor should be reconfigured, and if so, which thread should be enabled;
12 and

13 a third component for sending an interrupt signal to interrupt
14 the ~~main~~ processor if after determining that thread scheduling is to be
15 reconfigured.

1 23. (Currently Amended) A system for reconfiguring thread
2 scheduling ~~to run in parallel with a main processor~~, comprising:

3 reconfigurable hardware for obtaining parameter values for a
4 plurality of different threads, the parameter values each modified by execution
5 of a corresponding one or more of the threads by a processor;

6 logic for performing first logic functions, in parallel with, but
7 without interrupting the ~~main~~ processor, on said parameter values to determine
8 if the thread scheduling on the ~~main~~ processor should be reconfigured and
9 which thread should be enabled; and

10 logic for triggering a ~~second process to run~~ second logic
11 functions to be performed after the first logic functions ~~process to perform~~
12 ~~second logic functions~~ to determine which thread should be enabled when at

1 least one ~~second~~ parameter is updated during a period when the first logic
2 functions are being performed ~~process is running~~.

1 24. (New) The method according to claim 1, further comprising
2 obtaining at least one additional parameter value modified by execution of at
3 least one additional processor and wherein the logic functions are performed
4 on the at least one additional parameter value.

1 25. (New) The system according to claim 20, further comprising at
2 least one additional processor that modifies at least one additional thread
3 parameter value and wherein the logic functions are performed on the at least
4 one additional thread parameter value.

1 26. (New) The system according to claim 22, further comprising at
2 least one additional processor that modifies at least one additional parameter
3 value and wherein the logic functions are performed on the at least one
4 additional parameter value.

1 27. (New) The system according to claim 22, wherein the performing
2 logic functions is performed on reconfigurable hardware.

1 28. (New) The system according to claim 22, wherein the performing
2 logic functions is performed on a microengine or microprocessor.

1 29. (New) The system according to claim 23, further comprising at
2 least one additional processor that modifies at least one additional parameter
3 value and wherein the logic functions are performed on the at least one
4 additional parameter value.